ASIC/FPGA workflow for knowledge of Design and has experience of at least 5 years.