Coverage driven verification to yield high quality design
Debugging and bug reporting
Regression and test suit
Industry standard EDA tools
Integration of 3rd Party VIP
Functional and code coverage
Constrained random verification
Test Plan creation on EDA Tools to meet verification goal
Specman (eVM)
System Verilog (UVM)